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Physical insights into the operation of a 1-nm gate length transistor based on
MoS2 with metallic carbon nanotube gate
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Italy
Low-dimensional materials such as layered semiconductors or carbon nanotubes (CNTs) have
been attracting increasing attention in the last decades due to their inherent scaling proper-
ties, which become fundamental to sustain the scaling in electronic devices. Inspired by recent
experimental results (S.B. Desai, S.R. Madhvapathy, A.B. Sachid, J.P. Llinas, Q. Wang, G.H.
Ahn, G. Pitner, M.J. Kim, J. Bokor, C. Hu, H.-S. P. Wong, and A. Javey, Science 354, 99
(2016)), in this work we examined the ultimate performance of of MoS2-channel Field Ef-
fect Transistors with 1-nm gate length by means of quantum transport simulations based on
Poisson equation and Non-equilibrium Green’s function formalism. We considered uniformly
scaled devices, with channel lengths ranging from 5 to 20 nm controlled by a cylindrical gate
with a 1-nm diameter, as would be required in realistic integrated circuits. Moreover, we also
evaluated the effect of the finite density of states of a carbon nanotube gate on the loss of
device performance. We noticed that the sub-threshold swing for all short-channel structures
was greater than the ideal limit of thermionic devices and we attributed this to the presence
of tunneling currents and gate-drain interactions. We tailored the transistor architecture in
order to improve the gate control. We concluded that the limited CNT-channel capacitive
coupling poses severe limitations on the operation and thus exploitation of the device.
Keywords: 2-D materials, Non-Equilibrium Green Functions, Field Effect Transistor, ballistic
transport, carbon nanotube
I. INTRODUCTION
A recent experimental paper has proposed an intrigu-
ing possibility to scale down transistor size in the few-
nm regime, consisting in the use of a metallic carbon
nanotube (CNT) as the gate electrode1 of a field-effect
transistor (FET) with a monolayer MoS2 channel. Two-
dimensional (2D) crystal semiconductors such as MoS2
have been considered as interesting candidates for sub-
stituting silicon as channel material at the very end of
the semiconductor roadmap (i.e. beyond the so-called
5-nm semiconductor technology node2–8). In fact, dif-
ferently from bulk semiconductors, the natural atomic
confinement of the electrons in such layered structures
allow a uniform control of the gate over the channel,
thus reducing the so-called short-channel effects (SCE)
which strongly hinder the performance of ultra-scaled
devices:9 the threshold voltage roll-off, the increase of
tunneling currents and the drain-induced-barrier lower-
ing (DIBL)10,11. Desai et al.1 suggest the use of one-
dimensional (1D) structures to fulfill the function of the
transistor gate as a way to overcome lithography limi-
tations, at least in a laboratory environment. A similar
approach, has been also pursued by Cao et al.12, who
demonstrated the use of ultra-thin synthesized cylindrical
nanowires with a metallic core conformally coated with
an high-κ oxide13. However, both experimental works
consider an extremely long channel which is of course
not suitable for large-scale industrial applications. In1,
the source-to-drain distance is of the order of hundreds
of nanometers leading to an almost ideal sub threshold
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swing (∼ 65 mV per decade). In addition, metallic CNTs
have a low density of states that could lead to degraded
electrostatics in the case of short channels. In this work,
we investigated the CNT-gate FET concept in order to
understand the ultimate performance while scaling the
device down to ultra short channel lengths.
II. MODELS AND METHODS
Aiming to determine the operation of the CNT-gated
device shown in Fig.1a, we performed fully quantum
transport simulations by self-consistently solving Pois-
son and Schro¨dinger equations with open boundary con-
ditions at room temperature (300K)14 by means of the
NanoTCAD ViDES simulation environment15–17. Start-
ing from the experimental geometry presented by De-
sai et al.1, we proposed a double gated transistor with
a MoS2 monolayer channel of length LCh as shown in
Fig.1a. In order to perform the simulations in the best-
case scenario, we considered Ohmic contacts by heavily
n-doping the source and drain regions (LS/D=2 nm) to
reach a Fermi energy degeneracy of 0.2 eV, with an equiv-
alent electron doping concentration of 4.78·1014 m−2 in
these regions. In addition, the channel was electrostati-
cally doped by a metallic back-gate whose voltage (VBG)
was set to −10 V unless explicitly stated otherwise. The
BG is separated from the channel by a SiO2 back insula-
tor with equivalent thickness tbot=10 nm (εr=3.9). We
embedded the CNT-gate in ZrO2 (εr=25.0) and placed
it on top of the channel, i.e. on the opposite side of the
back-gate with respect to the MoS2, setting a distance
ttop=5 nm between the center of the CNT and the chan-
nel. We modeled both the MoS2 channel and the CNT
through a semi-empirical nearest-neighbor tight-binding
2FIG. 1. (a) Top panel: sketch of the device structure: the
top-gate is a single-walled metallic CNT with diameter D,
separated from the channel by ttop of ZrO2. Source and drain
contacts have lengths LS/D, with an applied biases 0 and VDS
respectively. The back-gate voltage is VBG and the bottom
oxide (SiO2) has a thickness tbot. A single-layer of MoS2
is used as channel, with length LCh. Bottom panel: lateral
and front view of (12, 0) zig-zag CNT. (b) I−V character-
istics in semi-logarithmic (left panel) and linear scale (right
panel) for devices with CNT or metallic gates with D=1nm
and LCh=7nm and 10nm.
approximation: the Hamiltonian of the 2D material has
been derived from a model for pseudo-hexagonal lattices,
as in18. For the single-walled CNT we have considered a
chiral vector guarantying semi-metallic states in the zig-
zag configuration19. The Non-Equilibrium Green’s func-
tions (NEGF)14 are solved independently for the MoS2
channel and the CNT, to obtain the charge density in
each material which is later included in the Poisson equa-
tion to self-consistently determine the potential in the
device. For the sake of comparison, we also designed an
alternative device structure, substituting the CNT with
a metallic nanowire as top gate: here, differently from
the previous scenario, the VG fixes the potential around
the cylindrical gate. Lastly, the transmission coefficient
(T) was determined considering 32 transversal modes to
perform transport calculations. We then exploited T to
compute the current along the MoS2 channel following
Landauer’s approach20 in the case of pure ballistic trans-
port, fixing the source-to-drain voltage at VDS=0.5 V.
III. SIMULATION RESULTS
In order to capture the switching behavior and the ul-
timate performance of a uniformly ultra-scaled device,
we will proceed as follows: we will start by examin-
ing devices of two different channel lengths with either
a CNT or a metallic cylindrical gate; in addition, for
the latter configuration we will investigate on the effect
of LCh by separating the different current components,
and we will conclude by proposing some optimization
parameters. We extracted the I −V characteristics for
LCh=7 nm and LCh=10 nm gated with a nanotube of
D=1 nm. The curves, shown in logarithmic and lin-
ear scale in Fig. 1b with dashed lines, report a SS
far from the ideal limit of 60 mV/dec reaching at best
300 mV/dec for the longest channel length. The ratio of
the ON-current to the OFF-current is less than two or-
ders of magnitude, which means that it does not comply
with the specifications for high-performance applications
defined by the International Roadmap for Semiconduc-
tors (ITRS)2. The IOFF values were taken at 10
−1 A/m
and, when not possible, to the lowest value of the current
in the considered voltage window, the ION values were
FIG. 2. (a) Conduction band profiles as function of top-gate
voltage for CNT-gated (left picture) and metal-gated devices
(right picture) with LCh=10 nm. EFS and EFD indicate the
Fermi level of the source and drain, respectively. (b) Poten-
tial energy and electric field lines along the device section
for metal-gated (top) and CNT-gated channels (bottom) at
VG=-1.0 V (left) and VG=1.0 V (right); VDS=0.5 V. Black
solid lines and circles highlight the position of the channel
and the gate respectively. The arrows indicate the direction
and intensity of the electric field along the channel (y-axis)
and thickness (x-axis) dimensions.
3consequently extracted at VGS = VOFF+0.5 V. To un-
derstand the extent to which the finite density of states
(DOS) could hinder theI−V characteristics, we replaced
the CNT with a cylindrical ideal metallic gate with con-
tinuous DOS, as an upper-limit case benchmark. A first
observation must be done on the base of the results of
the transfer characteristics in Fig.1b comparing simula-
tions with the same LCh and different gate types. If we
focus on the longest channel, the SS improvement with
the metallic gate is evident where the SS lowers from
300 mV/dec to 160 mV/dec; the ION/IOFF as well in-
creases to 400. By looking at the conduction band (CB)
profile in the channel as a function of the applied VG
(Fig. 2a), it is possible to notice a worse electrostatic
control and less modulation of the carbon nanotube with
respect to the metal nanowire gate. Indeed, a ∆VG of
2.4 V results in a 0.35 eV reduction of the top of the bar-
rier in the former case, half of what is achieved for the
latter (0.7 eV). This effect can be also verified by com-
paring the potential profile and electric field for the dif-
ferent structures. Figure 2b depicts the colormap of the
potential for both the OFF- (left) and ON-state (right)
in the metal gated (top) and CNT-gated devices (bot-
tom). It is clear from the colormap that already in close
proximity of the gate, the effective potential and elec-
tric field are significantly reduced when using a CNT. A
reasonable explanation can be found in the semi-metallic
nature of the carbon nanotube, i.e. its lack of a bandgap
and its low DOS: less charge on the gate translates into
fewer carriers in the MoS2 channel. In other words, the
quantum capacitance Cq of the CNT, added in series to
the oxide capacitance Cox, reduces the total gate capac-
itance CG. If on the one hand materials properties can
explain the limited channel control, on the other hand
they alone cannot fully justify a SS so far from the ideal.
In Fig. 3a the curves for various nanowire gate diameters
(from D=0.8 nm to D=2.0 nm) are presented in semi-
logarithmic scale, grouped as function of the different
channel lengths (LCh=5 nm, 10 nm, 20 nm). Once the fi-
nite DOS limitation is removed, it becomes clear that the
channel length is a major parameter in determining the
device performance: the SS worsens from 105 mV/dec
for LCh=20 nm to 160 mV/dec for LCh=10 nm and fi-
nally to ∼ 340 mV/dec for LCh=5 nm, whereas the influ-
ence of the diameter is almost completely negligible. For
what concerns the backgate voltage, as can be seen in Fig.
3a (right panel) it only leads to a rigid shift of the I −V
curves, as a result of the different induced charge density,
while SS is not altered. To gain a better insight into the
non-ideal behavior of the MOSFETs, we split the output
current of metal-gated transistors in the thermionic and
tunneling components (Fig. 3b, left panel). The latter
refers to electrons having energies lower than the top of
the barrier which can tunnel through the barrier if this is
sufficiently short: the smaller the LCh (below 10 nm) the
higher the tunneling current. In fact, strong SCEs limit
both CNT-gated and metal-gated configurations, reason-
ably as a result of the greater influence of the contacts
on the channel region which interferes with the gate con-
trol. Nonetheless, little improvements can be obtained in
the overall behavior of the initial structure (Fig. 1a) by
carefully tuning the device electrostatics. For instance,
we reduced the top ZrO2 thickness from 5 nm to 3 nm
and pushed it even to a technologically premature 1 nm.
The right panel of Fig. 3b reports the I−V characteris-
tics for the three different cases and the reduction in the
SSs from 317 mV/dec, 256 mV/dec, to 172 mV/dec goes
together with the decreasing of the oxide thickness.
IV. CONCLUSION
In this work we investigated the performance of field-
effect transistors with MoS2 channel and with a gate elec-
trode consisting of a metallic CNT of diameter 1 nm via
fully ballistic quantum transport simulations. We then
analyzed the detrimental impact of the finite density of
states of the nanotube by comparing the CNT-gated de-
vices with those with an ideal metallic cylinder of the
same dimension, representing an upper-limit case sce-
nario. We were able to notice larger values of SS for
short-channel structures compared to the ideal 60 mV
per decade of thermionic devices, which negatively affect
the switching behavior of the transistors. We attributed
the poor gate control to SCEs such as the presence of tun-
neling currents and to gate-drain interactions. Finally, in
order to optimize the initial CNT-gated configuration, we
indicated few parameters to tune such as the top oxide
FIG. 3. (a) I −V curves for metal-gated devices in semi-
logarithmic scale as function of gate diameter and MoS2 chan-
nel length with VBG=−10 V (left panel) and as function of
applied VBG for a 10 nm long device (right panel). (b) To-
tal, thermionic and tunneling current components in semi-
logarithmic scale for devices of different channel lengths with
a cylindrical D =1 nm metal top-gate (left); I −V charac-
teristic as function of the top oxide (ZrO2) thickness for a
CNT-gated device with LCh=10 nm (right).
4thickness able to reduce the SS and improve the I−V
characteristics, unlike the gate diameter and the back-
gate voltage.
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